

TOGGLE FLIP-FLOP (T-FLIP-FLOP)

Toggle flip-flop is basically a J-K flip-flop with J-k terminals permanently connected together. It is only one input denoted by T. The below figure shows the logic circuit diagram and truth table of T-Flip-flop.




Fig 8 J-K converted into T-FF

S.No	clock	Inputs T	Outputs		Comments
			Q_{n+1}	\bar{Q}_{n+1}	
1	0	0	Q_n	Q_n	NC
2	1	1	\bar{Q}_n	Q_n	Toggle

Logic symbol of TFF

Q) Determine the circuit Q for the setup shown in figure 4.90. Figure. What is the relation b/w clock freq, and output Q .





Fig: circuit figure



Sampling takes place at every leading edge of clock.

Relation between input and output freq:

Here, Q from above figure

The clock period of clk signal $= 2T$.

The clock freq $f_{clk} = \frac{1}{2T}$.

1 cycle period of Q output $= 2T$

\therefore clock freq $(f_c) = \frac{1}{2T}$


\therefore Output freq $(f_o) = \frac{f_{clk}}{2}$

Application of T F/F

It is used as basic Building block of a ripple counter.


MASTER SLAVE SR PLP-FLIP.

A master slave SR flip-flop consists of two ^{edge} triggered flip-flop, and an inverter on sharing base.



The first flip-flop is called master. It receives the SR inputs directly. The clock signal directly applied to directly to the master. The outputs (Q and Q-bar) of the master are applied to the SR input of slave. The clock signal is inverted and applied to the slave input; that will force the slave to respond to the low level of the clock.

Waveform:




Before t_0 , the S and R inputs to the master flip flop are $S=0, R=1$. At $t=t_0$ $CLK=1$. This will enable the master and disable the slave. Hence output of master becomes 1 i.e. 0 . At the same time there is no change for slave output.

At $t=t_1$, the clock signal becomes 1 to 0 . This will enable the slave and disable the master. At this instant t_1 , the flip flop to slave are $S=0, R=1$. Hence slave will transfer. This slave has followed the master. In other words master's behavior is transferred to the output of slave.

MASTER SLAVE J-K FLIP-FLOP.

The below figure shows the diagram of master slave J-k flip-flop. The first clocked J-k latch acts as the master and the other J-k latch acts as slave. The master is positive edge triggered and the slave is also +ve edge triggered. So, when the clock is 1 (positive level), the master is active and the slave is inactive. Whenever clock is 0 (low level), the slave is active master is inactive, which is shown below.







Fig: 8 J-K flip-flop using NAND gates and NOT gate.